silicon layer.

- (New) The intermediate of claim 40 wherein the first and second polycrystalline silicon 56. layers are doped to increase their conductivity.
- (New) The intermediate of claim 56 wherein the first and second polycrystalline silicon 57. layers are doped with arsenic.
- (New) The intermediate of claim 41 wherein the first and second polycrystalline silicon 58. layers are doped to increase their conductivity.
- (New) The intermediate of claim 58 wherein the first and second polycrystalline silicon 59. layers are doped with arsenic.
- (New) The intermediate of claim 42 wherein the polycrystalline silicon plug forms a gate 60. for a field effect thansistor.
- The intermediate of claim 43 wherein the polycrystalline silicon plug forms a gate 61. for a field effect transistor.
- (New) The intermediate of claim 44 wherein a photoresist mask is applied over a portion 62. of the first etch stop layer and the second polycrystalline silicon layer.
- (New) The intermediate of claim 62 wherein a titanium layer is deposited to overlie the 63. etch stop layer and the second polycrystalline silicon layer.
- (New) The intermediate of claim 45 wherein the polycrystalline plug and the 64. polycrystalline silicon layer are doped to increase their conductivity.



- 65. (New) The intermediate of claim 64 wherein the polycrystalline plug and the polycrystalline silicon layer are doped with arsenic.
- 66. (New) The intermediate of claim 46 wherein the polycrystalline plug is doped to increase its conductivity.
- 67. (New) The intermediate of claim 66 wherein the polycrystalline plug is doped with arsenic.
- 68. (New) The intermediate of claim 47 wherein the first and second polycrystalline silicon layers are doped to increase their conductivity.
- 69. (New) The intermediate of claim 68 wherein the first and second polycrystalline silicon layers are doped with arsenic.
- 70. (New) The intermediate of claim 48 wherein the first polycrystalline silicon layer and the polycrystalline silicon plug are doped to increase their conductivity.
- 71. (New) The intermediate of claim 70 wherein the first polycrystalline silicon layer and the polycrystalline silicon plug are doped with arsenic.
- 72. (New) The intermediate of claim 49 wherein the first polycrystalline silicon layer and the polycrystalline silicon plug are doped to increase their conductivity.
- 73. (New) The intermediate of claim 72 wherein the first polycrystalline silicon layer and the polycrystalline silicon plug are doped with arsenic.
- 74. (New) The intermediate of claim 50 wherein the first polycrystalline silicon layer and the polycrystalline silicon plug are doped to increase their conductivity.



Page 4 Dkt: 303.451US6

Serial Number: 09/745,780 Filing Date: December 21, 2000

itle: METHOD FOR FORMING AN INTEGRATED CIRCUIT INTERCONNECT USING A DUAL POLY PROCESS

- 75. (New) The intermediate of claim 74 wherein the first polycrystalline silicon layer and the polycrystalline silicon plug are doped with arsenic.
- 76. (New) The intermediate of claim 51 wherein the first polycrystalline silicon layer and the polycrystalline silicon plug are doped to increase their conductivity.
- 77. (New) The intermediate of claim 76 wherein the first polycrystalline silicon layer and the polycrystalline silicon plug are doped with arsenic.
- 78. (New) The intermediate of claim 52 wherein the first polycrystalline silicon layer and the polycrystalline silicon plug are doped to increase their conductivity.
- 79. (New) The intermediate of claim 78 wherein the first polycrystalline silicon layer and the polycrystalline silicon plug are doped with arsenic.

Blida

Page 5 Dkt: 303.451US6

Serial Number: 09/745,780 Filing Date: December 21, 2000

Title: METHOD FOR FORMING AN INTEGRATED CIRCUIT INTERCONNECT USING A DUAL POLY PROCESS

Claims 38-79 are now pending in this application. Newly added claims 53-79 are each dependent upon one of claims 38-52. The Examiner is invited to contact Applicant's Representatives at the below-listed telephone number if there are any questions regarding this Response or if prosecution of this application may be assisted thereby.

Respectfully submitted,

MARTIN CEREDIG ROBERTS ET AL.

By their Representatives,

SCHWEGMAN, LUNDBERG, WOESSNER & KLUTH, P.A.

P.O. Box 2938

Minneapolis, MN 55402

(612) 373**-69** 

Date (Ingust 23, 200/

Charles E. Steffey

Reg. No. 25,179

CERTIFICATE UNDER 37 CFR 1.8: The undersigned hereby certifies that this correspondence is being deposited with the United States Postal Service with sufficient postage as first class mail, in an envelope addressed to: Commissioner of Patents, Washington, D.C. 20231, on this 23 day of August, 2001.

.\_\_\_

Signature